

Sub A17

1. A phase detector, comprising:
a first input that receives a reference clock signal;
a second input that receives a comparison signal; and
5 a comparison circuit that compares a phase of the reference clock signal with a phase of a signal having a frequency that is twice that of the comparison signal.
2. The phase detector of claim 1, wherein the comparison circuit comprises:
a first circuit that asserts a first signal having a predetermined logic level in
10 response to only one of a leading edge and a trailing edge of the reference clock signal; and
a second circuit that asserts a second signal having the predetermined logic level in response to either one of a leading edge and a trailing edge of the comparison signal.
3. The phase detector of claim 2, wherein the comparison circuit further comprises:
15 a reset circuit that generates a reset signal that resets both the first circuit and the second circuit in response to both the first signal and the second signal being asserted.
4. The phase detector of claim 3, wherein the reset circuit comprises a delay
20 circuit that delays generation of the reset signal for a predetermined length of time after both the first signal and the second signal are asserted.
5. The phase detector of claim 2, wherein the second circuit is a dual-edge triggered latch.

6. The phase detector of claim 5, wherein the dual-edge triggered latch comprises:

a first latch device coupled to receive the comparison signal in a way such that the first latch device generates a first latch output signal having a
5 predetermined logic level in response to a leading edge of the comparison signal;

a second latch device coupled to receive the comparison signal in a way such that the second latch device generates a second latch output signal having the predetermined logic level in response to a trailing edge of the comparison signal;
and

10 a combining logic circuit that generates the second signal by combining the first latch output signal and the second latch output signal.

7. The phase detector of claim 6, wherein the combining logic circuit is a logical OR gate.

8. The phase detector of claim 6, wherein the dual-edge triggered latch further
15 comprises:

a reset input for receiving a reset signal that resets both the first latch device and the second latch device.

9. A phase-locked loop comprising:

a phase detector that has a reference signal input that receives a reference
20 clock signal and a comparison signal input that receives a comparison signal, wherein the phase detector generates a phase difference signal that represents a phase difference between the reference signal and a signal having twice the frequency of the comparison signal;

a circuit that generates a phase-locked loop output signal having a frequency
25 that is a function of the phase difference signal;

a frequency divider that receives the phase-locked loop output signal and generates therefrom a divided frequency signal; and

a circuit that generates the comparison signal from the divided frequency signal, wherein the comparison signal has one half the frequency of the divided frequency signal.

5

Sub 17

10. The phase-locked loop of claim 9, wherein the circuit that generates the comparison signal is a latch device configured to toggle a latch device output state once for each cycle of the divided frequency signal.

10

11. The phase-locked loop of claim 10, wherein the latch device is configured to toggle the latch device output state once for each leading edge of the divided frequency signal.

12. The phase-locked loop of claim 10, wherein the latch device is configured to toggle the latch device output state once for each trailing edge of the divided frequency signal.

15

13. The phase-locked loop of claim 9, wherein the phase detector comprises:
a comparison circuit that compares a phase of the reference clock signal with a phase of a signal having a frequency that is twice that of the comparison signal.

20

14. The phase detector of claim 13, wherein the comparison circuit comprises:
a first circuit that asserts a first signal having a predetermined logic level in response to only one of a leading edge and a trailing edge of the reference clock signal; and

a second circuit that asserts a second signal having the predetermined logic level in response to either one of a leading edge and trailing edge of the comparison signal.

5 15. The phase detector of claim 14, wherein the comparison circuit further comprises:

a reset circuit that generates a reset signal that resets both the first circuit and the second circuit in response to both the first signal and the second signal being asserted.

10 16. The phase detector of claim 15, wherein the reset circuit comprises a delay circuit that delays generation of the reset signal for a predetermined length of time after both the first signal and the second signal are asserted.

17. The phase detector of claim 14, wherein the second circuit is a dual-edge triggered latch.

15 18. The phase detector of claim 17, wherein the dual-edge triggered latch comprises:

a first latch device coupled to receive the comparison signal in a way such that the first latch device generates a first latch output signal having a predetermined logic level in response to a leading edge of the comparison signal;

20 a second latch device coupled to receive the comparison signal in a way such that the second latch device generates a second latch output signal having the predetermined logic level in response to a trailing edge of the comparison signal; and

a combining logic circuit that generates the second signal by combining the first latch output signal and the second latch output signal.

20. The phase detector of claim 18, wherein the dual-edge triggered latch further comprises:

10

15

asserting a first signal having a predetermined logic level in response to only one of a leading edge and a trailing edge of the reference clock signal; and asserting a second signal having the predetermined logic level in response to either one of a leading edge and a trailing edge of the comparison signal.

20

de-asserting both the first signal and the second signal in response to both the first signal and the second signal being asserted.

24. The method of claim 23, wherein de-asserting both the first signal and the second signal comprises delaying de-assertion of the first signal and the second

signal for a predetermined length of time after both the first signal and the second signal are asserted.

25. A method of generating a phase-locked loop output signal, comprising:
generating a phase difference signal that represents a phase difference
5 between a reference clock signal and a signal having twice the frequency of a comparison signal;

generating the phase-locked loop output signal having a frequency that is a function of the phase difference signal;

receiving the phase-locked loop output signal and generating therefrom a
10 divided frequency signal; and

generating the comparison signal from the divided frequency signal,
wherein the comparison signal has one half the frequency of the divided frequency signal.

Sub A17

26. The method of claim 25, wherein generating the comparison signal
15 comprises toggling a latch device output state once for each cycle of the divided frequency signal.

27. The method of claim 26, wherein generating the comparison signal
comprises toggling the latch device output state once for each leading edge of the divided frequency signal.

28. The method of claim 26, wherein generating the comparison signal
20 comprises toggling the latch device output state once for each trailing edge of the divided frequency signal.

29. The method of claim 25, wherein generating the phase difference signal
comprises:

comparing a phase of the reference clock signal with a phase of a signal having a frequency that is twice that of the comparison signal.

5 30. The method of claim 29, wherein comparing the phase of the reference clock signal with the phase of the signal having the frequency that is twice that of the comparison signal comprises:

asserting a first signal having a predetermined logic level in response to only one of a leading edge and a trailing edge of the reference clock signal; and

asserting a second signal having the predetermined logic level in response to either one of a leading edge and trailing edge of the comparison signal.

10 31. The method of claim 30, wherein comparing the phase of the reference clock signal with the phase of the signal having the frequency that is twice that of the comparison signal further comprises:

generating a reset signal that de-asserts both the first signal and the second signal in response to both the first signal and the second signal being asserted.

15 32. The method of claim 31, wherein generating the reset signal comprises delaying generation of the reset signal for a predetermined length of time after both the first signal and the second signal are asserted.

Add A~~2~~ >